A multi-layer stacking scheme using a sol-gel SiO 2 fabrication technique was developed towards stacking thick layers of >0.8 µm for cladding and passivation layers of optical waveguides. The multi-layer stacking scheme, which improves the intrinsic stress problem especially in case of thick layer stacking, enables a >0.8 µm sol-gel SiO 2 thickness without cracking and peeling issues. As a result, thick layer of 3.5 µm with high surface resistivity of >6.6x10 13 Ω/m was obtained, Furthermore, a-Si/SiO 2 waveguide (cladding thickness: 1.9 μm) was realized to confirm the fundamental potential as a cladding layer.
Introduction
Silicon dioxide (SiO 2 ) is a well know material that is used for optical waveguide cladding due to its high electrical insulation in addition to its transparent properties especially at telecom band. For optical waveguides the low refractive index of SiO 2 makes it suitable to be used as a cladding layer, however the SiO 2 cladding layer must be sufficiently thick in order to avoid the optical light leaking into the substrate [1] . SiO 2 cladding layer thickness of 1.5 µm is required for the purpose of optical confinement to avoid leakage into the substrate.
There are different methods to stack the SiO 2 layer such as thermal oxidation [2] , chemical vapor deposition CVD [3] , plasma enhanced chemical vapor deposition (PECVD) [4] , sputtering [5] , electron beam (EB) evaporation [6] , atomic layer deposition (ALD) [7] and sol-gel method [8] [9] . In this work, we make use of sol-gel method because there are a number of advantages of using a sol-gel method compared to the others. The advantage of the sol-gel method is that it avoids plasma damage in PECVD which may cause optical loss [10] and electrical current leakage [11] . Furthermore, CVD and ALD uses silane gas as the main precursor which is explosive and flammable when its density exceeds 1% [12] . In the meantime, it has been shown that the thickness of a single layer SiO 2 is limited to approximately 0.7 µm with the sol-gel method [13] . At thickness greater than 0.7 µm, the intrinsic stress and mismatch of thermal expansion coefficients between the sol-gel SiO 2 layer and the substrate causes cracks and peeling and the mechanism and theoretical limitations of this are discussed in sections 2 and 3. In this work, we have developed a multi-layer stacking scheme using sol-gel SiO 2 in order to achieve >0.8 µm thick SiO 2 . As a result, thick layer of 3.5 µm with high surface resistivity of >6.6x10 13 Ω/m was realized successfully. Furthermore, a-Si/ SiO 2 waveguide (cladding thickness: 1.9 μm) is also fabricated to confirm the fundamental potential as a cladding layer.
Cracking and peeling issues in stacking of sol-gel SiO 2
Two main issues are present when stacking sol-gel SiO 2 . The first issue is the appearance of cracks on the sol-gel SiO 2 layer and the second issue is the peeling of the sol-gel SiO 2 layer. Both issues cause the sol-gel SiO 2 to not be stackable and prevent the fabrication of the cladding and passivation layers. The definition and mechanism for the cracks and peeling issues are addressed separately in the following sections.
Cracking mechanism in sol-gel SiO 2
Cracks in sol-gel SiO 2 are defined as a type of failure where fracture lines occur and break the SiO 2 atomic bonds. Cracks are shown in Fig. 1 (a) and (b) which are the side view and top view of cracks, respectively, in a thick single sol-gel layer of 1.9 µm thickness. For Fig. 1 (a) , it is seen that the cracks appear throughout the thickness of the thick sol-gel layer. As shown in Fig. 1 (b) , the cracks occur throughout the entire sample in this case (1.9 µm sol-gel SiO 2 ).
The stress in the sol-gel SiO 2 layer, which cases the cracks, is due to multiple reasons in general such as external load, interfacial tension, intrinsic stress and mismatch in thermal expansion coefficients between the substrate and the sol-gel SiO 2 layer. When examining these sources of stress, we see that when varying the thickness of the sol-gel SiO 2 layer, the main cause is from the intrinsic stress. The intrinsic stress, is determined through Stoney's formula [14] :
where E s , t s and ʋ s are the Young's modulus, thickness and Poisson's ratio of the substrate, t f is the thickness of the sol-gel SiO 2 layer while ∆ is the difference of curvature of the substrate before and after stacking of the sol-gel SiO 2 layer. E s and ʋ s are material properties with the ratio of /(1 − ) (152 GPa) used in our estimations. From Eq. 1, two components affect the intrinsic stress, namely, 1) the film and substrate thickness, and 2) the difference in curvature of the substrate before and after stacking the sol-gel SiO 2 layer. The influence of film and substrate thickness on the substrate curvature is approximated by the following equation [15] :
where ∈ is the mismatch of thermal expansion coefficient of the sol-gel SiO 2 layer with respect to the substrate, and are the ratio of elastic modulus and Poisson's ratio of the substrate sol-gel SiO 2 layer and and are the thickness of the substrate and the sol-gel SiO 2 layer. From Eq. 2, and by using the critical thickness of 0.8 µm sol-gel SiO 2 layer where we see cracks starting to occur, the critical curvature of the substrate ∆ is estimate to be 5.41x10 -4 m -1 . From this and the use of Eq. 1, the critical intrinsic stress, where cracks start to occur is estimated to be 4.3 MPa.
From Fig. 1 , we observe that this estimated stress causes cracks to appear throughout the whole sample because for a 1.9 μm thick sol-gel SiO 2 layer, the estimated curvature corresponds to 1.282x10 -3 m -1 which is ~3 times greater compared to 0.8 μm case that leads to high intrinsic stress of 12.86 MPa. Thick SiO 2 layers of greater than 1.5 µm is occasionally required for optical waveguide cladding layers. Hence, in order to achieve greater SiO 2 thickness, a multi-layer stacking scheme of thinner sol-gel SiO 2 layers is proposed in this work. The difference in the estimated intrinsic stress against thickness for the single thick layer against the multi-layer stacking scheme is elaborated in the later sections.
Peeling mechanism in sol-gel SiO 2
Peeling is another issues observed during stacking of the sol-gel SiO 2 layer. The characteristic of peeling is that the upper sol-gel SiO 2 layer detaches from the lower layer and curls upwards [16] . This is shown in Fig. 2 (a) which shows the side view of the peeling between two sol-gel SiO 2 layers and Fig. 2 (b) which shows the top view of peeling.
The main mechanism that we believe to be the cause of the peeling is the low adhesion between the upper sol-gel SiO 2 layer to the bottom sol-gel SiO 2 layer. It has been reported that chemicals used in making the sol-gel produced polymers that migrated to the surface of the layer during the annealing process [17] . When we stack the second sol-gel SiO 2 layer, we observe this polymer layer on top of first sol-gel SiO 2 layer. This polymer layer is what causes low adhesion between the two sol-gel SiO 2 layers and this is defined in terms of work of adhesion (J/m 2 ). Work of adhesion is defined as the work which must be done to separate two adjacent surfaces. The work of adhesion is a measure of the strength of contact between these two surfaces. The work of adhesion is defined as:
where A is the Hamaker constant and and are related to the geometry of the sample [18] . The Hamaker constant for SiO 2 to SiO 2 is defined as 6.55 x10 -20 J while a SiO 2 to a polymer material is defined as 4.87 x10 -20 J. Assuming that the geometry of the sample is the same, we see that the work of adhesion for a SiO 2 to a polymer layer (4.87x10 -20 J/m 2 ) is lower than the adhesion of SiO 2 to SiO 2 (6.55x10 -20 J/m 2 ). This lower work of adhesion requires lesser work to peel when there is a polymer layer in between the two sol-gel SiO 2 layers. Hence, in order to improve adhesion and eliminate peeling, we need to remove the polymer layer completely. Proper surface conditioning is required to ensure the removal of the polymer layer and the process to remove the polymer layer is explained in the following sections.
Eliminating issues in multi-layer sol-gel SiO 2 stacking
In order to produce the sol-gel SiO 2 , the following chemicals were mixed together; tetraethyl orthosilicate (TEOS), methyltriethoxysilane (MTES), ethanol, water and acetic acid in the following ratio (0.21:0.49: 0.24:0.29:0.05). If only using TEOS, the thickness of a crack free layer was determined to be only 0.3 µm. The addition of MTES in our experiments enables lower stress and a thicker crack free layer up to 0.7 µm, however the thickness is still insufficient for the purpose of optical confinement. A standard bulk n-type Si wafer is used as the substrate and which was firstly cleaned in a diluted BHF solution for 60 seconds. The solution was spin coated onto the cleaned Si wafer and heated on top of a hot plate up to 145°C to stabilize the sol-gel layer and then it was annealed at 500°C to remove the solvents.
In our experiments, the size limitation of our annealer only permits 3.5 cm x 3.5 cm sized samples. Nevertheless, the simplicity of the sol-gel SiO 2 process using spin coating to deposit the sol-gel SiO 2 solution is also applicable for wafer scale processing. To increase the thickness of the sol-gel SiO 2 layer, multiple spin coating was carried out. A summary of the fabrication process is as described in Fig. 3 . In order to eliminate the cracks and peeling, a number of different processes were carried out as is described in the following section.
Eliminating the crack issues in SiO 2
In order to reduce cracks on a single SiO 2 layer, the thickness of each stacking layer must be controlled to be 0.7 µm by regulating the spin coating rotation speed. From our previous estimations, the critical thickness where we see cracks occurring is around 0.8 µm and from Eqs. 1 and 2, this relates to an Schematic of the multi-layer sol-gel SiO 2 fabrication process showing Si substrate cleaning by BHF, spin coating deposition of the sol-gel SiO 2 , and annealing at 500ºC. This is followed by O 2 plasma ashing and a short BHF dip before stacking on the next sol-gel SiO 2 layer which produces layers that does not peel or crack. estimated intrinsic stress of 4.30 MPa which is caused by the difference in the thermal expansion of the single layer sol-gel SiO 2 and the Si substrate where the thermal expansion coefficient of sol-gel SiO 2 is much smaller at 0.55x10 -7 K -1 compared to Si which is 3.6x10 -6 K -1 . By terminating the thickness of the 1 st sol-gel SiO 2 layer to be 0.7 µm (below the 0.8 µm critical thickness), we control the estimated intrinsic stress to be around 3.4 MPa and then stack the 2 nd layer on top of the first layer. When stacking the next sol-gel SiO 2 layer, the intrinsic stress of the 2 nd layer is estimated to be 0.8 MPa for a 2 nd layer thickness of 0.7 µm. The estimated intrinsic stress is lower because we believe it is due to the similar thermal expansion of the 2 nd sol-gel SiO 2 layer and the bottom 1 st layer. Similarly, successive stacking of the 3 rd , 4 th and 5 th sol-gel SiO 2 layers stacked on top of one another is illustrated in Fig. 4 below which shows the estimated intrinsic stress in each stacked layer. A point to note in our assumption is that the estimated intrinsic stress for each layer starts at approximately 0.47 MPa due to shrinkage of the sol-gel SiO 2 layer during the annealing process which causes an initial stress [19] . Note also that the stress in the first layer may increase and cracks may occur in the first layer after multi-layer stacking while Fig. 4 shows only the stress after stacking. It is also observed in Fig. 4 that the maximum stress is different even among the 2 nd to 5 th layers. This is because as more layers are stacked, the effect of the thermal expansion between the Si substrate and the top most layer becomes less due to the greater distance between the Si substrate and top layer which reduces the maximum stress at the top stacked layer. By using multi-layer stacking of 0.7 µm per layer and stacking 5 layers successively, the total thickness of the sol-gel SiO 2 layer is increased up to greater than 3.0 µm and the estimated intrinsic stress is controlled to ensure that no cracks will occur in the sol-gel SiO 2 layer.
Fig. 4.
Estimated intrinsic stress at different layers of sol-gel SiO 2 . Our initial experiments showed that cracks started to appear for 0.8 µm thick sol-gel SiO 2 layer which corresponds to an estimated intrinsic stress of 4.3 MPa. In order to eliminate cracks, we terminate the 1 st layer at 0.7 µm and the estimated intrinsic stress for this 3.32 MPa. The 2 nd sol-gel SiO 2 layer has a lower estimated intrinsic stress due to it having a similar thermal expansion coefficient to the lower sol-gel SiO 2 layer. Similarly, the 3 rd , 4 th and 5 th layer stacked on top of one another also has a lower estimated intrinsic stress.
In addition, our experiments showed another factor that causes the formation of cracks is the cooling down ramp during the annealing process. So as to side-step this crack issue, one possible way is to optimize the cooling down ramp, especially to a slow ramp of 1°C/min [20] to decrease the stress due to the difference in thermal expansion coefficients. In our experiment, reducing the cooling down ramp from 8 ºC/min to 1ºC/min, reduces the cracks density as shown in Fig. 5 (a) -(d) and this leads to a lesser crack density as described in Table I . 
Eliminating peeling issues in two-layer stacking
For the peeling issue, it was determined that a polymer layer appears on top of the sol-gel SiO 2 layer during the annealing process which has a lower work of adhesion (4.87x10 -20 J/m 2 ) compared to SiO 2 (6.55x10 -20 J/m 2 ). In order to eliminate the peeling issue, a number of different experimental processes were carried out to determine the best parameters to achieve two layers stacking with no peeling effect as is elaborated below. The results are as described in Table II .
Process 1: 2 nd sol-gel SiO 2 layer spin coated directly on top of the 1 st sol-gel SiO 2 layer and both layers were annealed together at 500℃ for 120 mins. Process 2: 1 st sol-gel SiO 2 layer annealed at 500℃ for 120 mins and 2 nd sol-gel SiO 2 layer spin coated on top and then annealed at 500℃ for 120 mins. Process 3: 1 st sol-gel SiO 2 layer annealed at 500℃ for 120 mins, the layer was then subjected to O 2 plasma ashing for 200 sec before annealing again at 500℃ for 120 mins. Similarly, the 2 nd sol-gel SiO 2 layer was spin coated and annealed at 500℃ for another 120 mins followed by O 2 plasma ashing for 200 sec and annealed again at 500℃ for 120 mins. The top and side view for process 1, 2 and 3 are as shown in Fig. 6 (a) -(c). The thickness of process 1 is 1.78 µm, process 2 is 1.28 µm, and process 3 is 1.15 µm. Cracks and peeling is seen for process 1and 2 in Fig. 6 (a) and (b).
When stacking two layers sol-gel SiO 2 , our experiments have shown that a polymer layer appears at the top of the sol-gel SiO 2 layer during the annealing stage. This polymer layer is expected to materialize from the precursor materials used [21] where this layer reduces the surface adhesion due to the lower work of adhesion and is observed in Fig. 6 (b) of process 2. The polymer layer is expected to have a lower work of adhesion of 4.87x10 -20 J/m 2 and this is lower than the SiO 2 work of adhesion of 6.55x10 -20 J/m 2 . Complete removal of this polymer layer is required in order to increase adhesion and eliminate peeling.
The annealing in process 3 was developed to eliminate the peeling issue where it was identified that removal of the polymer layer was required before stacking on the next sol-gel SiO 2 layer. In order to accomplish this, an O 2 plasma step was introduced to remove the polymer layer for surface conditioning. After firstly annealing the sample at 500°C, the sample was then subjected to O 2 plasma ashing in order to remove the polymer layer that has formed on the top surface. Subsequently, the annealing process was then repeated once again in order to completely densify the sol-gel SiO 2 layer and followed by O 2 plasma ashing again to remove any polymer layer that may appear again.
For two layer stacking of SiO 2 , the thickness at each step of the process is as shown in Fig. 7 (a) -(c) . The thickness of the SiO 2 was initially 0.76 µm. It was observed that the thickness of the sol-gel SiO 2 layer was reduced from 0.76 µm down to 0.70 µm after the annealing and O 2 plasma ashing process. Similarly, Fig.  7 (c) shows the thickness of a two layer stacking of sol-gel SiO 2 after the annealing and O 2 plasma ashing which is 1.15 µm. Nevertheless, it is necessary to stack more than 1.15 µm for the purpose of optical confinement to avoid leakage into the substrate. To achieve greater thickness, the multi-layer stacking of sol-gel SiO 2 is shown in the following section. In our experiment, by using multi-layer stacking of sol-gel SiO 2 , it was successfully confirmed that crack and peeling free layers of 3.5 µm thickness was achieved as shown in Fig. 8 below. Fig. 8 (a) shows a single layer SiO 2 with 0.7 µm thickness, Fig. 8 (b) shows a 2 layer sol-gel SiO 2 with 1.15 µm thickness, Fig. 8 (c) shows a 4 layer SiO 2 with 2.31 µm thickness and Fig. 8 (d) shows a 6 layer SiO 2 with 3.52 µm thickness.
Compared to the single thick layer sol-gel SiO 2 of 1.9 µm shown in Fig. 1 , we do not observe any cracks and peeling even for the 4 and the 6 multi-layer stacking shown in Fig. 8 (c) and 8 (d) which has a much thicker layer of 2.31 µm and 3.52 µm. We believe that by limiting the thickness of a single layer to 0.7 µm where we estimate the intrinsic stress to be less than 3.32 MPa, we effectively stack multi-layer sol-gel SiO 2 to achieve an overall greater thickness. There have been other reports that describe a multi-layer stacking having increased strength and rigidity due to the chemical bond formation between thin layers [22] which explains why the multi-layer scheme is able to exceed the crack and peel free thickness of a single layer. Therefore, it has been shown that by employing a multi-layer stacking scheme, the thickness of the sol-gel SiO 2 is increased to achieve crack and peel free layers to be used as optical waveguide cladding and passivation layers. The thickness of sol-gel SiO 2 during the two layers stacking: (a) initial thickness of starting at 0.76 µm directly after spin coating, (b) the sol-gel SiO 2 thickness reduces to 0.70 µm after annealing at 500ºC and O 2 plasma ashing, (c) a two layer sol-gel SiO 2 stacking with thickness of 1.15 µm thickness after the same annealing and O 2 plasma.
Fig. 8.
Thickness of the sol-gel SiO 2 for (a) single layer (0.70 µm), (b) two layers (1.15 µm), (c) four layers (2.31 µm), and (d) six layers (3.52 µm).
Sol-gel SiO 2 as cladding layers
In order to evaluate the suitability of the sol-gel SiO 2 as a passivation layer, metal contacts with different metal contact distances were deposited as shown in Fig. 9 (a) below to measure the resistivity. IV measurements were carried out and Fig. 9 (b) shows the IV curve tracer output at the limit of our measurement setup for all different metal contact distances. Therefore, surface resistance values of >6.6x10 13 Ω/m was obtained. In comparison, the surface resistance for CVD SiO 2 has been shown to be slightly higher at 8x10 14 Ω/m -7x10 17 Ω/m [23] . The lower resistance value obtained for the sol-gel SiO 2 is due to the current limitation of our measurement setup and we believe that it is highly comparable to CVD SiO 2 . The surface resistivity obtained makes the sol-gel SiO 2 layer suitable as a passivation layer for optical and electronic devices [24] . Ellipsometry measurement was conducted on the sol-gel SiO 2 layer and the refractive index was measured to be 1.42 at a wavelength of 632.8 nm. This refractive index is comparable to SiO 2 deposited by other methods. These characteristics are summarized in Table III . In order to evaluate the suitability of the developed SiO 2 sol-gel layer as a cladding layer, an amorphous-Si (a-Si) layer was sputtered on top of the sol-gel SiO 2 to form a waveguide core layer. Simulation as shown in Fig. 10 (a) for a 200 nm a-Si core on SiO 2 cladding layer thickness of 1.9 µm is shown to be sufficiently thick enough to confine all light to within the core with no leakage into the substrate. To achieve 1.9 µm thickness, a 3 layer sol-gel SiO 2 stacking is sufficient. Fig. 10 (b) shows the facet of the fabricated a-Si core with thickness of 200 nm, waveguide width of 4 µm and 3 layers of sol-gel SiO 2 bottom cladding layer with a thickness of 1.9 µm. The optical measurements were carried at 1550 nm wavelength for different lengths. Fig. 10 (c) shows the optical field profile for the 4 µm width waveguide which shows the optical field confined within the waveguide with no leakage to the substrate and Fig. 10 (d) plots the measured output light power as a function of the waveguide length. The propagation loss was determined to be 10.1 dB/cm. The higher loss of this structure is attributed to the dangling bonds in the a-Si core. In order to reduce the loss, better hydrogen passivation of the dangling bond in the a-Si core is required as has been reported in literature [25] . Nevertheless, the ability to sputter a-Si directly onto the developed sol-gel SiO 2 layer and optical loss measured demonstrates the sol-gel SiO 2 's capability and potential to be used as a cladding layer for optical waveguides.
Conclusion
We have developed a sol-gel deposition scheme with the ability to stack multiple layers of sol-gel SiO 2 onto an Si substrate to achieve greater than 0.8 µm thickness. The main issue of peeling and cracks of the multi-layer stacked sol-gel SiO 2 layers were overcome by limiting the thickness of a single layer to 0.7 µm and an O 2 plasma ashing to remove the polymer layer. A relatively thick sol-gel SiO 2 layer thickness of 3.5 µm was achieved by six layers of spin coating deposition. To assess its suitability as a cladding layer, an a-Si core layer was sputtered directly onto a 1.9 µm thick sol-gel SiO 2 cladding layer to form an optical waveguide with a propagation loss of 10.1 dB/cm measured at 1550 nm wavelength. Resistivity measurements were found to be >6.6x10 13 Ω/m. These results demonstrate that the developed multi-layer stacking scheme of sol-gel SiO 2 layers is suitable to realize cladding and passivation layers for optical waveguides and the simplicity of the fabrication process is also applicable to wafer scale processing.
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